

Fig. 1




Fig. 2




Fig. 3A




Fig. 3B




Fig. 3C




Fig. 3D

44




Fig. 4A




Fig. 4B

ENTITY FXUCHK IS

PORT(S_IN : IN std_ulogic;
Q_IN : IN std_ulogic;
R_IN : IN std_ulogic;
clock : IN std_ulogic;
fails : OUT std_ulogic_vector(0 to 1);
counts : OUT std_ulogic_vector(0 to 2);
harvests : OUT std_ulogic_vector(0 to 1);
);

450

452 {
-!! BEGIN
-!! Design Entity: FXU;

453 {
-!! Inputs
-!! S_IN => B.C.S;
-!! Q_IN => A.Q;
-!! R_IN => R;
-!! CLOCK => clock;
-!! End Inputs

454 {
-!! Fail Outputs;
-!! 0 : "Fail message for failure event 0";
-!! 1 : "Fail message for failure event 1";
-!! End Fail Outputs;

455 {
-!! Count Outputs;
-!! 0 : <event0> clock;
-!! 1 : <event1> clock;
-!! 2 : <event2> clock;
-!! End Count Outputs;

456 {
-!! Harvest Outputs;
-!! 0 : "Message for harvest event 0";
-!! 1 : "Message for harvest event 1";
-!! End Harvest Outputs;

457 {
-!! End;

440

451

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

458

Fig. 4C




Fig. 4D




Fig. 4E




Fig. 5A




Fig. 5B

© 1982 Tandy Corp.





Fig. 6A




Fig. 6B




Fig. 7

entity fsm; fsm

850





FIG. 8A
(Prior Art)

entity fsm IS

PORT(

.... ports for entity fsm

)j

ARCHITECTURE fsm of fsm IS

BEGIN

.... HDL code for fsm and rest of the entity...

fsm-state(0 to 2) <= ... signal 801 ...

853 {
859 {
854 {
855 {
856 {
857 {
858 {
--!! Embedded fsm : examplefsm;
--!! clock : (fsm_clock);
--!! state_vector : (fsm-state(0 to 2));
--!! states : (s0, s1, s2, s3, s4);
--!! state_encoding : ('000', '001', '010', '011', '100');
--!! arcs : (s0 => s0, s0 => s1, s0 => s2,
--!! s1 => s2, s1 => s3, s2 => s2,
--!! s2 => s3, s3 => s4, s4 => s0);
--!! end fsm;

END j

FIG. 8B




FIG. 8

(Prior Ant)

entity FSM:FSM



850





FIG. 9

TOP:TOP

X:II



TOP:TOP

X:II





FIG. 10A

10303

<instantiation identifier> . <instrumentation entity name> . <design entity name> . <eventname>

10323

10363

10343

FIG 10B

1030

1032

1034

1036

X1.2
X1.2
X2.2
X2.2
Y1.2
Y1.2B3
B1
B2
B3
B1
B2
B4
B1
B2COUNT1
COUNT2
COUNT3
COUNT4
COUNT5
COUNT6
COUNT7
COUNT81040
1041
1042
1043
1044
1045
1046
1047
1048

FIG 10C

1030

1034

1036

<instantiation identifier> . <design entity name> . <eventname>

FIG 10D

11203


C:C

1102

A:A

1130

9952251 123000



--!! inputs

1163

1165

--!! event_1108_in <= c.[B2.count.event_1108]; j 31161

--!! event_1124_in <= a.B.[B1.count.event_1124]; j 31162

--!! end inputs

1166

FIG. 11B

--!! inputs

--!! event_1108_in <= c.[count.event_1108]; j 31171

--!! event_1124_in <= B.[count.event_1124]; j 31172

--!! end inputs

FIG. 11C




FIG. 12A \rightarrow 17M

Entity X IS

PORT (:
);

ARCHITECTURE example OF X IS

BEGIN

...HDL CODE FOR X.---

y; y
PORT MAP (:
);

A <= ...
B <= ...
C <= ...

--!! [count, countname ϕ , clock] <= Y.Pj; } 1230
--!! Q <= Y. [B1..count : count1] AND A; } 1232 } 1233
--!! [fail, Failname ϕ , "fail msg"] <= Q XOR Bj; } 1234
--!! [harvest, harvestname ϕ , "harvest msg"] <= B AND C; } 1236 } 1237

END

FIG. 12B